Kavya CH, Varadarajan S. Pipelined Diagonal Matrix Codes for Error Correction in Embedded Memories. Eng. Technol. Appl. Sci. Res. [Internet]. 2025 Oct. 6 [cited 2026 Apr. 29];15(5):28201-7. Available from: https://www.etasr.com/index.php/ETASR/article/view/12069