[1]
Kavya, C.H. and Varadarajan, S. 2025. Pipelined Diagonal Matrix Codes for Error Correction in Embedded Memories. Engineering, Technology & Applied Science Research. 15, 5 (Oct. 2025), 28201–28207. DOI:https://doi.org/10.48084/etasr.12069.